

CHICAGO, IL 60603

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. **FILING DATE** FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 07/25/2001 09/915,145 Takeshi Nogami 09792909-5092 6448 33448 7590 11/18/2003 **EXAMINER** ROBERT J. DEPKE LEWIS T. STEADMAN MAGEE, THOMAS J **HOLLAND & KNIGHT LLC** ART UNIT PAPER NUMBER 131 SOUTH DEARBORN 30TH FLOOR 2811

DATE MAILED: 11/18/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

			Mu
,	Application No.	Applicant(s)	
Office Action Summary	09/915,145	NOGAMI ET AL.	
	Examiner	Art Unit	
	Thomas J. Magee	2811	
The MAILING DATE of this commun	ication app ars on the cover sh	eet with the corr spondence addre	988
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNI - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comm - If the period for reply specified above is less than thirty (3 - If NO period for reply is specified above, the maximum static part of the period for reply is specified above, the maximum static part of the period for reply any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b). Status	CATION. of 37 CFR 1.136(a). In no event, however, nunication. 0) days, a reply within the statutory minimur atutory period will apply and will expire SIX (will, by statute, cause the application to bec fiter the mailing date of this communication,	may a reply be timely filed n of thirty (30) days will be considered timely. (6) MONTHS from the mailing date of this commone ABANDONED (35 U.S.C. § 133).	nunication.
1) Responsive to communication(s) fil	led on <u>20 October 2003</u> .		
2a)⊠ This action is FINAL.	2b)☐ This action is non-final		
3) Since this application is in condition closed in accordance with the practice Disposition of Claims			nerits is
4)⊠ Claim(s) <u>1-9 and 11-13</u> is/are pendi	ing in the application		
4a) Of the above claim(s) is/a		าก	
5) Claim(s) is/are allowed.	re williarawii iroiii consideratic	41.	
6)⊠ Claim(s) <u>1-9 and 11-13</u> is/are rejected	ed.		
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restrict	ction and/or election requireme	nt.	
Application Papers			
9) The specification is objected to by the	e Examiner.		
10) The drawing(s) filed on is/are:	a) accepted or b) objected t	o by the Examiner.	
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.			
If approved, corrected drawings are required in reply to this Office action.			
12) The oath or declaration is objected to	by the Examiner.		
Priority under 35 U.S.C. §§ 119 and 120			
13)⊠ Acknowledgment is made of a claim	for foreign priority under 35 U	.S.C. § 119(a)-(d) or (f).	
a)⊠ All b)□ Some * c)□ None of:			
 Certified copies of the priority documents have been received. 			
2. Certified copies of the priority	documents have been receive	d in Application No	
 3. Copies of the certified copies application from the Intern * See the attached detailed Office action 	national Bureau (PCT Rule 17.2	2(a)).	age
14)☐ Acknowledgment is made of a claim f	· · · · · · · · · · · · · · · · · · ·		pplication).
a) ☐ The translation of the foreign lar			
Attachment(s)	• •		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (P3) Information Disclosure Statement(s) (PTO-1449) P	PTO-948) 5) 🔲 No	erview Summary (PTO-413) Paper No(s). tice of Informal Patent Application (PTO-1 ner:	

U.S. Patent and Trademark Office PTOL-326 (Rev. 04-01)

Art Unit: 2811

DETAILED ACTION

Claim Rejections – 35 U.S.C. 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lopatin et al. (US 6,259,160 B1) in view of Dubin et al. (US 5,695,810), Shacham-Diamand ("High Aspect Ratio Quarter-Micron Electroless Copper Integrated Technology," Proc. Materials for Advanced Metallization Workshop (Europe) (1997) pp. 11-14), Wilson et al. ("Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, New Jersey (1993), p. 44, 428) and Pasch et al. (US 5,689,134).

Lopatin et al. disclose a structure containing a barrier liner material (TaN) filled with copper (40,41) (See Figure 1). After subsequent deposition of a copper plug atop the first interconnect, a CoWP layer (60) (See Figure 4) is formed (Col. 7, lines 47 – 48) around the copper as an oxidation resistant layer. A similar CoWP "barrier" layer deposited on copper is disclosed by Dubin et al. (Col. 9, lines 57 – 62) as part of a copper interconnect structure on a semiconductor wafer (Col.9, lines 46 – 47). Lopatin et al. do not disclose the formation of a cobalt silicide cladding layer by CVD on the surface of

Art Unit: 2811

the CoWP layer. However, Shacham-Diamand et al. disclose the electroless deposition of copper, followed by electroless deposition of CoWP with deposited films of Co and Si atop the CoWP to produce the sequence, Cu/CoWP/Co/Si, which was subsequently subjected to annealing at 400 degrees (C) for 30 minutes to one hour. The results indicated no interdiffusion and no significant change in resistivity, reducing the affinity for oxidation and corrosion. However, it is also notoriously well known that cobalt silicide is formed from Co/Si at a temperature of 400 degrees (C) (Wilson et al., Table 1, p.44). Hence, it is inherently known that a cobalt silicide layer is formed on the CoWP after annealing. Further, the presence of an oxygen containing layer atop the clad layer is not disclosed by Lopatin et al. However, oxygen containing layers (oxides) on metal layers in interconnect structures are notoriously well known (See for example, Wilson, p. 428). In addition, Pasch et al. disclose (Col.6, lines 22 - 53, 56 - 62) that an oxide layer (180) (Figure 5) is used as an effective passivation layer over a cobalt silicide layer (170). It would have then been obvious to one of ordinary skill in the art at the time of the invention to combine the resulting Cu/CoWP/CoSi structure of Shacham-Diamand (1997) with Lopatin et al., Dubin et al., Wilson et al., and Pasch et al. to produce a stable structure as a diffusion barrier for copper (plugs and interconnect lines) and outer clad layer (CoWP) with an oxide passivant atop the cobalt silicide to provide resistance to chemical reaction and interdiffusion.

4. Claims 5 - 7, and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Art Unit: 2811

Lopatin et al. (US 6,259,160 B1) in view of Dubin et al. (US 5,695,810), Shacham-Diamand and Wilson et al.

5. Regarding Claims 5, 7, and 11, Lopatin et al. disclose a structure containing a barrier liner material (TaN) filled with copper (40,41) (See Figure 1). After subsequent deposition of a copper plug atop the first interconnect, a CoWP layer (60) (See Figure 4) is formed (Col. 7, lines 47 – 48) around the copper as an oxidation resistant layer. A similar CoWP "barrier" layer deposited on copper is disclosed by Dubin et al. (Col. 9, lines 57 – 62) as part of a copper interconnect structure on a semiconductor wafer (Col.9, lines 46 – 47). Lopatin et al. do not disclose the formation of a cobalt silicide cladding layer by CVD in a single step on the surface of the CoWP layer. However, Shacham-Diamand et al. disclose the electroless deposition of copper, followed by electroless deposition of CoWP with deposited films of Co and Si atop the CoWP to produce the sequence, Cu/CoWP/Co/Si, which is subsequently subjected to annealing at 400 degrees (C) for 30 minutes to one hour. The results indicated no interdiffusion and no significant change in resistivity, reducing the affinity for oxidation and corrosion. However, it is also notoriously well known that cobalt silicide is formed from Co/Si at a temperature of 400 degrees (C) (Wilson et al., Table 1, p.44). Hence, it is inherently known that a cobalt silicide layer is formed on the CoWP after annealing. The formation of a cobalt silicide layer by a two-step process (deposition plus anneal) as contrasted to a single step CVD process produces the same result and a functional working device and is therefore obvious, since CVD of silicon onto the surface of the cobalt in the presence of temperature simply produces a reaction between the cobalt and silicon to form a silicide. It has been ruled by the court that the

Art Unit: 2811

performance of two steps simultaneously which have previously been performed in sequence is a case of obviousness. In re Tatincloux, 108 USPQ 125 (CCPA 1955).

- 6. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lopatin et al. in view of Dubin et al. (US 5,695,810), Shacham-Diamand and Wilson et al., as applied to Claims 5 7, and 11, and further in view of Sherman ("Chemical Vapor Deposition for Microelectronics," Noyes Publ., Westwood, New Jersey, (1987) pp. 66 67). Lopatin et al. do not disclose the formation of a silicon oxide by adding oxygen to silane In a reaction process. However, the formation of silicon oxide on a semiconductor surface using a mixture of silane and oxygen in a reaction process has been utilized for almost two decades and is notoriously well known in the art (See for example, Sherman, p. 67,1st par.) Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Sherman with Dubin et al., Shacham-Diamand, Wilson et al., and Lopatin et al. to obtain a silicon oxide layer formed by an oxygen/silane reaction for use as a passivation or scratch protection layer (p. 66, 2nd par) on the cobalt silicide.
- 7. Claims 8, 9, 12, and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lopatin et al. in view of Dubin et al., Shacham-Diamand, Wilson et al., Sherman, and Pasch et al.
- 8. Regarding Claims 8 and 9,Lopatin et al. disclose a device containing a barrier liner material (TaN) filled with copper (40,41) (See Figure 1). After subsequent deposition of a copper plug atop the first interconnect, a CoWP layer (60) (See Figure 4) is formed (Col. 7, lines 47 48)

Art Unit: 2811

around the copper as an oxidation resistant layer. A similar CoWP "barrier" layer deposited on copper is disclosed by Dubin et al. (Col. 9, lines 57 – 62) as part of a copper interconnect structure on a semiconductor wafer (Col.9, lines 46 – 47). Lopatin et al. do not disclose the formation of a cobalt silicide cladding layer by CVD on the surface of the CoWP layer. However, Shacham-Diamand et al. disclose the electroless deposition of copper, followed by electroless deposition of CoWP with deposited films of Co and Si atop the CoWP to produce the sequence, Cu/CoWP/Co/Si, which was subsequently subjected to annealing at 400 degrees (C) for 30 minutes to one hour. The results indicated no interdiffusion and no significant change in resistivity, reducing the affinity for oxidation and corrosion. However, it is also notoriously well known that cobalt silicide is formed from Co/Si at a temperature of 400 degrees (C) (Wilson et al., Table 1, p.44). Hence, it is inherently known that a cobalt silicide layer is formed on the CoWP after annealing.

Lopatin et al. do not disclose the direct formation of a silicon oxide on the cobalt silicide surface. However, the formation of silicon oxide on a semiconductor surface using a mixture of silane and oxygen in a reaction process has been utilized for almost two decades and is notoriously well known in the art (See for example, Sherman, p. 67,1st par.). In addition, Pasch et al. disclose (Col.6, lines 22 – 53, 56 – 62) that an oxide layer (180) (Figure 5) is used as an effective passivation layer over a cobalt silicide layer (170). Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Sherman and Pasch et al. with Dubin et al., Shacham-Diamand, Wilson et al., and Lopatin et al. to obtain a silicon oxide layer formed by an oxygen/silane reaction for use as a passivation or scratch

Art Unit: 2811

protection layer (p. 66, 2nd par) on the cobalt silicide.

9. Regarding Claims 12 and 13, Lopatin et al. disclose a method for manufacturing a semi-conductor device, comprising the steps of forming a CoWP layer (60) (See Figure 4) on a conductive copper plug (Col. 7, lines 47 - 48). A similar CoWP "barrier" layer deposited on copper is disclosed by Dubin et al. (Col. 9, lines 57 - 62) as part of a copper interconnect structure on a semiconductor wafer (Col.9, lines 46 - 47).

Lopatin et al. do not disclose the formation of a cobalt silicide cladding layer by CVD in a single step on the surface of the CoWP layer. However, Shacham-Diamand et al. disclose the electroless deposition of copper, followed by electroless deposition of CoWP with deposited films of Co and Si atop the CoWP to produce the sequence, Cu/CoWP/Co/Si, which is subsequently subjected to annealing at 400 degrees (C) for 30 minutes to one hour. The results indicated no interdiffusion and no significant change in resistivity, reducing the affinity for oxidation and corrosion. However, it is also notoriously well known that cobalt silicide is formed from Co/Si at a temperature of 400 degrees (C) (Wilson et al., Table 1, p.44). Hence, it is inherently known that a cobalt silicide layer is formed on the CoWP after annealing. The formation of a cobalt silicide layer by a two-step process (deposition plus anneal) as contrasted to a single step CVD process produces the same result and a functional working device and is therefore obvious, since CVD of silicon onto the surface of the cobalt in the presence of temperature simply produces a reaction between the cobalt and silicon to form a silicide. It has been ruled by the court that the performance of two steps simultaneously which have previously been performed in

Art Unit: 2811

sequence is a case of obviousness. In re Tatincloux, 108 USPQ 125 (CCPA 1955). Lopatin et al. do not disclose the direct formation of a silicon oxide on the cobalt silicide surface. However, the formation of silicon oxide on a semiconductor surface using a mixture of silane and oxygen in a reaction process has been utilized for almost two decades and is notoriously well known in the art (See for example, Sherman, p. 67,1st par.). In addition, Pasch et al. disclose (Col.6, lines 22 – 53, 56 – 62) that an oxide layer (180) (Figure 5) is used as an effective passivation layer over a cobalt silicide layer (170). Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Sherman and Pasch et al. with Dubin et al., Shacham-Diamand, Wilson et al., and Lopatin et al. to obtain a silicon oxide layer formed by an oxygen/silane reaction for use as a passivation or scratch protection layer (p. 66, 2nd par) on the cobalt silicide.

Response to Arguments

9. Arguments of Applicant have been carefully considered but have not been found to be persuasive. Applicant's assertion that Lopatin avoids the use of oxide or nitride is not correctly interpreted. Lopatin is referring to the use of a dielectric adjacent to a copper layer (Figure 1) and discloses that an adjacent low k material is preferred. He is not disclosing an oxide layer atop a silicide layer, removed from the copper layer. It should be noted that oxides, as passivants on cobalt silicide, have been used, as discussed in the Office Action. Further, in regard to the assertion that a two stage process of deposition and anneal is not equivalent to a CVD deposition and reaction to form silicide,

Art Unit: 2811

the assumption is erroneous, since the CVD process in the presence of temperature is physically a two-stage process, and the results both yield a silicide layer, as discussed earlier.

Finally, it should be stated that Examiner can only examine what is contained within the limitations of the claims. Although, for example, Applicant has argued that there are numerous distinct advantages contained within the invention, including cost reductions and time savings, these are not recited in the rejected claims. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Conclusions

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will

be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the

Examiner should be directed to **Thomas Magee**, whose telephone number is **(703) 305 5396.** The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Eddie Lee**, can be reached on **(703) 308-1690.** The fax number for the organization where this application or proceeding is assigned is **(703) 872-9306.**

EDDIE LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

Thomas Magee November 13, 2003